

## AMENDMENTS TO THE CLAIMS

In accordance with 37 C.F.R. §1.121(c), please amend the claims as indicated in marked-up form below, where additions are underlined, deletions are struck through, and new claims are presented without markings.

Claim 1. (Currently Amended) A method of manufacturing a semiconductor component, the method comprising:

providing a semiconductor substrate having a surface and a first conductivity type;

forming a trench in the surface of the semiconductor substrate to define a plurality of active areas separated from each other by the trench;

forming a spacer structure in the trench;

forming a buried layer in the semiconductor substrate underneath a portion of the trench, wherein the buried layer has a second conductivity type and is at least partially contiguous with the trench;

after forming the buried ~~layer~~, layer:

depositing an electrically insulating material in the ~~trench~~ trench; and

removing the spacer structure;

forming a collector region having the second conductivity type in one of the plurality of active areas;

forming a base structure having the first conductivity type over the one of the plurality of active areas; and

forming an emitter region having the second conductivity type over the one of the plurality of active areas,

wherein:

the collector region forms a contact to the buried layer.

Claim 2. (Original) The method of claim 1 wherein:

the collector region has a first resistivity;

the buried layer has a second resistivity; and

the first resistivity is greater than the second resistivity.

Claim 3. (Canceled)

Claim 4. (Original) The method of claim 1 wherein:

forming the buried layer comprises:

implanting a dopant having the second conductivity type through the trench.

Claim 5. (Original) The method of claim 4 wherein:

forming the buried layer further comprises:

annealing the dopant after implanting the dopant and before filling the trench.

Claim 6. (Original) The method of claim 1 wherein:

forming the buried layer comprises:

self-aligning the buried layer to the trench.

Claim 7. (Original) The method of claim 1 wherein:

the semiconductor substrate comprises a semiconductor region of a first kind and a semiconductor region of a second kind;

the method further comprises forming an implant mask over the semiconductor region of the second kind before forming the buried layer; and

forming the buried layer further comprises:

forming the buried layer underneath at least a portion of the trench in semiconductor region of the first kind.

Claim 8. (Original) The method of claim 7 wherein:

the semiconductor region of the first kind comprises a bipolar semiconductor region; and

the semiconductor region of the second kind comprises a CMOS region.

Claim 9. (Original) The method of claim 1 wherein:

manufacturing the semiconductor component comprises:

manufacturing the one of the plurality of active areas to be symmetric about a vertical line drawn through a middle of the emitter region.

Claim 10. (Original) A semiconductor component formed by the method of claim 1.

Claim 11. (Original) A method of manufacturing a semiconductor component, the method comprising:

providing a semiconductor substrate having a surface and a first conductivity type, where the semiconductor substrate comprises a plurality of semiconductor regions of a first kind and a plurality of semiconductor regions of a second kind;

forming a trench in the surface of the semiconductor substrate to define a plurality of active areas separated from each other by the trench;

performing a buried layer module comprising:

forming a plurality of spacer structures in the trench;

forming an implant mask over the plurality of semiconductor regions of the second kind; and

forming a plurality of buried layers, each one of the plurality of buried layers located underneath at least a portion of the trench in the plurality of semiconductor regions of the first kind, where the plurality of buried layers have a second conductivity type, are at least partially contiguous with the trench, and one of the plurality of spacer structures is used to self-align one of the plurality of buried layers to the trench;

after forming the plurality of buried layers, depositing an electrically insulating material in the trench;

forming a collector region having the second conductivity type in each of the plurality of semiconductor regions of the first kind; and

forming an emitter region having the second conductivity type over each of the plurality of semiconductor regions of the first kind,

wherein:

the collector region in each one of the plurality of semiconductor regions of the first kind forms a contact to the buried layer in the one of the plurality of semiconductor regions of the first kind.

Claim 12. (Original) The method of claim 11 further comprising:

removing the plurality of spacer structures after forming the plurality of buried layers.

Claim 13. (Original) The method of claim 11 further comprising:

forming a base region having the second conductivity type in the plurality of semiconductor regions of the first kind.

Claim 14. (Original) The method of claim 13 wherein:

forming the base region further comprises:

forming a contact in the base region; and

the contact in the base region is above at least a portion of the trench.

Claim 15. (Original) The method of claim 11 wherein:

the collector region has a first resistivity;

the plurality of buried layers have a second resistivity; and

the first resistivity is greater than the second resistivity.

Claim 16. (Original) The method of claim 11 wherein:

forming the plurality of buried layers comprises:

implanting a dopant having the second conductivity type through the trench.

Claim 17. (Original) The method of claim 16 wherein:

forming the plurality of buried layers further comprises:

annealing the dopant after implanting the dopant and before filling the trench.

Claim 18. (Original) The method of claim 11 wherein:

manufacturing the semiconductor component comprises:

manufacturing the plurality of semiconductor regions of the first kind to be symmetric about a vertical line drawn through a middle of the emitter region.

Claim 19. (Original) The method of claim 11 wherein:

the buried layer module is compatible with a CMOS process flow.

Claim 20. (Currently Amended) A method of manufacturing a semiconductor component, the method comprising:

providing a semiconductor substrate having a surface and a first conductivity type, where the semiconductor substrate comprises a plurality of bipolar semiconductor regions and a plurality of CMOS regions;

forming a trench in the surface of the semiconductor substrate in the plurality of bipolar semiconductor regions and in the plurality of CMOS regions to define a plurality of active areas separated from each other by the trench;

forming a buried layer in the semiconductor substrate underneath a portion of the trench in the plurality of bipolar semiconductor regions, where the buried layer has a second conductivity type and is at least partially contiguous with the trench;

after forming the buried layer, depositing an electrically insulating material in the trench;

forming a collector region having the second conductivity type in each one of the plurality of bipolar semiconductor regions;

forming a base structure having the first conductivity type over each one of the plurality of bipolar semiconductor regions;

forming an emitter having the second conductivity type over each one of the plurality of bipolar semiconductor regions;

forming source/drain regions over each one of the plurality of CMOS regions; and

forming a gate region over each one of the plurality of CMOS regions,

wherein:

the collector region forms a contact to the buried ~~layer.~~ layer; and

forming the collector region occurs simultaneously with forming the source/drain regions.

Claim 21. (Canceled)

Claim 22. (Original) The method of claim 20 wherein:

- the collector region has a first resistivity;
- the buried layer has a second resistivity; and
- the first resistivity is greater than the second resistivity.

Claim 23. (Original) A semiconductor component formed by the method of claim 20.